

Pm 920030206 431

1/50

BENDER ET AL




Figure 1




Figure 2




Figure 3

4/50

Send-Receive




Figure 4

5/50

Remote Read-Write




Figure 5

6/50




Figure 6

7/50




Figure 7

Programming Interface




Figure 8

Address Translation

9/50




Figure 9

Pin 920030206451

10/50

Address Translation with 4K pages





Figure 10

11/50

Address Translation with 16M pages



up to 8G addressability using 1 level
up to 4T addressability using 2 levels
up to 256T addressability using 3 levels

Figure 11

12/50

Adapter Identification




Figure 12

13/50

Broadcast Function




Figure 13

14/50

Processor Interrupts

Channel Interrupt Generation




Figure 14

15/50

Defined Address Fields




Figure 15

16/50

Channel States




Figure 16

Local Mapping Table (LMT) Entries

17/50




Figure 17

18/50

Translation Control Elements




Figure 18

19/50

Remote Write




Figure 19

20/50

Remote Read




Figure 20

Source of Push




Figure 21

22/50

Target of push




Figure 22

23/50

Source of Pull




Figure 23

24/50

Target of pull




Figure 24

25/50

Preload data




Figure 25

Branch




Figure 26

Path Table Entry




Figure 27

Route Table Entry

	byte 0	byte 1	byte 2	byte 3	byte 4	byte 5	byte 6	byte 7
path 0	0000	route nibbles						port
path 1	0000	route nibbles						port
path 2	0000	route nibbles						port
path 3	0000	route nibbles						port

Figure 28

29/50

Broadcast Registers




Figure 29

30/50

Sequence Table Entry




Figure 30

31/50




Figure 31

32/50






Figure 32

**Figure 33**

34/50



Update descriptor and conditionally
generate processor interrupt after
receiving all echo packets

Update descriptor and conditionally
generate processor interrupt after
receiving all packets

An echo packet is also produced for every request packet received

Figure 34

Reliable Acceptance Pull Operation




Figure 35

36/50




Figure 36

37/62




Figure 37

38/50




Figure 38




Figure 39

40/50




Figure 40

41/50




FIGURE 10. Colony Adapter

From page 32 of the spec – inclusion speculative

Figure 41

42/50




Figure 42

Microcode

AUTO TRACKING OF BAD PATHS




Figure 43

44/50

Formatter





Figure 44

45/50



Federation Fabric
Figure 45

44/50

Section 18




Figure 46





Figure 47

48/50



LA sram requests can be captured at any time, but bonding will only begin once IPC_SDRAM returns to idle.

Figure 48

44/50




Figure 49

IPC Protocol Engine




Figure 50